GitXplorerGitXplorer
S

introduction-to-fpga

public
161 stars
38 forks
1 issues

Commits

List of commits on branch main.
Verified
79d2954499873d3a401fb563a4603355212937e9

Added written documentation links

SShawnHymel committed 3 years ago
Verified
ab1cff334f1bef520d25308fe64953d007468a35

Updated README with links to YouTube playlist

SShawnHymel committed 3 years ago
Verified
5cccb137322922b33770b17ace43b19482c476b7

Added YouTube thumbnail

SShawnHymel committed 3 years ago
Verified
3f5b511853271e162054d13ec0d5b92e3ae3964d

Merge pull request #1 from bovi/add-youtube-link

SShawnHymel committed 3 years ago
Verified
7ce47314ef3e2deac48217de3cac9595cc8cbf0f

Add link to youtube video part 1

bbovi committed 3 years ago
Verified
ba46fc3da4cec2914fc8c09f91325cea27257401

Fixed naming issue in dumpfile

SShawnHymel committed 3 years ago

README

The README file for this repository.

Introduction to FPGA

Welcome to the demo code and solutions section of my Introduction to FPGA course! This repository houses all of the example code and solutions that you may use as references when working through the FPGA examples.

Introduction to FPGA YouTube Series

This course is hosted on YouTube that you may take for free. All you need to do is watch the videos and complete the challenge issued at the end of each video. I highly recommend you try each challenge before peeking at the solutions here.

The first video in the series is found here: Introduction to FPGA Part 1 - What is an FPGA? | Digi-Key Electronics

Written guides that explain the solutions can be found here:

  1. What is an FPGA?
  2. Toolchain Setup
  3. Getting Started with Verilog
  4. Clocks and Procedural Assignments
  5. Finite State Machine (FSM)
  6. Verilog Modules and Parameters
  7. Verilog Testbenches and Simulation
  8. Memory and Block RAM
  9. Phase-Locked Loop (PLL) and Glitches
  10. Metastability and FIFO
  11. RISC-V Softcore Processor
  12. RISC-V Peripheral

Directory Structure

Examples and solutions are housed in dirctories that correspond to each chapter or video number. For example, if you watch "Intro to FPGA Part 3 - Verilog Gate Logic," you should refer to the directory 03-verilog-gate-logic.

In each directory, you will find example projects. Demonstrations used in the video are listed as example-* and the solution to that part's challenge is listed as solution-*.

The only exception to this is the images directory, which is where I keep images for this repository.

License

All code in this repository, unless otherwise noted, is licensed under the Zero-Clause BSD / Free Public License 1.0.0 (0BSD).

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.